VHDL Entity/Testbench Generator

Generics

Ports

Internal Signals

Entity

Architecture

Full File

Instantiation Preview

Generated Testbench